Rec'd POT/PTO 0 8 NOV 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

|CORRECTED VERSION|

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 18 November 2004 (18.11.2004)

PCT

(10) International Publication Number WO 2004/100376 A1

(51) International Patent Classification7:

H03K 19/003

(21) International Application Number:

PCT/IB2004/050613

(22) International Filing Date:

7 May 2004 (07.05.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 03101317.0

12 May 2003 (12.05.2003)

(71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).


(72) Inventors; and

(75) Inventors/Applicants (for US only): KATOCH, Atul [IN/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). JAIN, Sanjeev, K. [IN/IN]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). MELJER, Rinze, I., M., P. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven

- (74) Agent: ELEVELD, Koop, J.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI,

[Continued on next page]

(54) Title: BUFFER CIRCUIT



controlled according to the status of one or more aggressor signals. In one embodiment the switching threshold is lowered only in the worst case delay scenario, i.e. when the signal wire (3) is at a different logic level to the aggressor signals. In another embodiment, the switching threshold is raised when the signal wire and aggressor signals are all at the same logic level, thereby reducing crosstalk.

WO 2004/100376 A1

SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, G15) Information about Correction: GW, ML, MR, NE, SN, TD, TG). (15) Information about Correction: see PCT Gazette No. 46/2005 of

Published:

- with international search report
- (48) Date of publication of this corrected version: 17 November 2005

see PCT Gazette No. 46/2005 of 17 November 2005, Section II

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.